CPU microarchitecture and simulator design

For a CPU architect role: read and reason about assembly code; explain microarchitecture parts such as branch predictors, the MOESI coherence protocol, caches and MSHRs, VIPT caches, TLBs and page walks, and the reorder buffer; then design a CPU simulator in C++ and compare cycle-based with event-based designs.