Clock domain crossing synchronizers and RTL lint
Hardware design questions: when to use each kind of clock-domain-crossing synchronizer (a two-flop synchronizer, edge detection, an asynchronous FIFO, a request and acknowledge handshake) and why a two-flop synchronizer can miss a short pulse when the clocks differ in speed. Then describe common lint warnings and errors in RTL and how you deal with each.
No answer yet. Write the first one; the best answer gets endorsed.
